FPGA Implement of a Vision Based Lane Departure Warning System

Yu Ren Lin and Yi Feng Su

Abstract—Using vision based solution in intelligent vehicle application often needs large memory to handle video stream and image process which increase complexity of hardware and software. In this paper, we present a FPGA implement of a vision based lane departure warning system. By taking frame of videos, the line gradient of line is estimated and the lane marks are found. By analysis the position of lane mark, departure of vehicle will be detected in time. This idea has been implemented in Xilinx Spartan6 FPGA. The lane departure warning system used 39% logic resources and no memory of the device. The average availability is 92.5%. The frame rate is more than 30 frames per second (fps).

Keywords—lane departure warning system; image; FPGA

I. INTRODUCTION

In recent year, as high growth of population of vehicles, the traffic accidents also become more and more serious. Most occurrences of the accidents results from the distracted driving and inattentive driving. When driver becomes tired or distracted, vehicle might move out of its lane. In order to help the drivers avoid danger as much as possible, "Lane Departure Warning System" is developed. When vehicle begins to move out of its lane on free way and arterial roads, the system will warn a driver.

The technologies of finding the lane marks are needed by the lane departure warning system. Compared with other technologies, a vision based LDW system is a human decision-make like solution to avoid the accident caused by lane departure with low cost and high reliability. In such systems, one camera is installed in the interior of the vehicle, and the environment is sensed to supply useful information.

There are several LDW system have been developed relying on a variety of technologies[1-9]. B.Yu, W.Zhang and Y.Cai [1] used a Gaussian template to remove the dirty spots in the image and dynamical threshold choosing to find lane marks. TLC and CCP method are used to make lane departure decision. But TLC and CCP methods need too many parameters to work out the result. The system is not easy to realize in FPGA. Cl’audio and Christian[2] proposed a lane departure warning system that estimates lane orientation through linear parabolic model. P.Y.Hsiao, C.W.Yeh, S.S.Huang and L.C.Fu[3] proposed an embedded ARM-based real-time LDWS. 1-d Gaussian smoother and a global edge detector are adopted to reduce noise effects in the image and lane departure decision is based on spatial and temporal mechanisms. But the ARM-based systems are more expensive than the system which is implemented in ASIC.

W.Zhu, F.Liu, Z.Li, X.Wang and S.Zhang[4] proposed an algorithm to chooses a common curved lane parameter model which can describe both straight and curved lanes. N.M.Enache[5] used composite Lyapunov Functions, polydral-like invariant sets and linear matrix inequality(LMI) method to implement the lane-departure avoidance system. M.J Jeng[6] proposed a LDWS which is implemented in hardware and software. The hardware is implemented by FPGA. In software design, the global edge detection is able to transfer the gray level image to binary pattern and show the edge of object and then finding out the lane marks by peak finding and grouping, edge connecting, lane segment combination, lane boundaries selection. Because the lane marks are extracted based on color information, H.Y.Cheng[7] proposed a method to utilize size, shape, and motion information to find the lane mark out. A.AM.Assidiq[8] proposed a method to detect the lane mark by Canny edge detector and Hough Transform. J. F. Liu[9] used gradient method to find out the both lane marks.

Using vision solution often requires large memory to handle video data stream, image processing, which increase the hardware and software complexity. However, some of these functions can not be implemented by DSP. Besides, using DSP increases greatly the system cost. Therefore, FPGAs are instead of DSP. Broadly speaking, a FPGA implement can offer more functionality and be a lower-cost solution than DSP design[10].

The approach of this paper is extension of research by J. F. Liu[9] and organized into 5 sections. The basic processing step is introduced in section II. The FPGA architecture is introduced in section III. Section IV introduce the experimental results and implement results.

II. ALGORITHM OF LANE DETECTION

The proposed lane marks detection algorithm is based on gradient method. All steps in the algorithm is shown as Fig 1.
Figure 1 Algorithmic process of lane detection

First, the region of interested will be defined. Next, the gradient of line is calculated. The line gradient is estimated by Equation (1):

$$G_i = -P_{i-1} + 2 \times P_i - P_{i+1}$$  \hspace{1cm} (1)

Wherein, $G_i$ is the gradient value of position $i$, $P_i$ is the pixel value in the interested region of image. After estimating the line gradient, the max gradient value of right side and left side of a lane can be found. If the distance between right position and left position is equal to or larger than the threshold value, these two positions and the pixel value of the positions will be saved. Then the average pixel value of the region between right position and left position will be estimated. If the average value is larger than the pixel value of two positions, the edge of a lane mark will be defined.

After finding the edge of one lane mark, the middle position of a lane will also be found. Then the middle position of lane marks will be used to estimate the lane model by least square method. According to equation (2) and (3), the equations of right and left lane marks will be defined.

$$a = \frac{\sum_{i=1}^{n} u_i v_i - \sum_{i=1}^{n} u_i \sum_{i=1}^{n} v_i}{n \sum_{i=1}^{n} u_i^2 - (\sum_{i=1}^{n} u_i)^2}$$  \hspace{1cm} (2)

$$b = \frac{\sum_{i=1}^{n} u_i^2 \sum_{i=1}^{n} v_i - \sum_{i=1}^{n} u_i \sum_{i=1}^{n} u_i v_i}{n \sum_{i=1}^{n} u_i^2 - (\sum_{i=1}^{n} u_i)^2}$$  \hspace{1cm} (3)

Wherein, $u_i$ is the middle position of a lane, $v_i$ is the row position and $n$ is the amount of detected middle positions. The lane model can be defined as equation (4) and equation (5).

$$y = a_r x + b_r$$  \hspace{1cm} (4)

$$y = a_l x + b_l$$  \hspace{1cm} (5)

Then the abscissa of vanishing point $y$ and the ordinate of vanishing point $x$ can be found by equation (6) and equation (7), $a_r$ is the slope of right lane, $b_r$ is its constant, $a_l$ is the slope of left lane, and $b_l$ is its constant.

$$x = \frac{a_r - a_l}{b_l - b_r}$$  \hspace{1cm} (6)

$$y = \frac{a_r(a_r - a_l)}{b_l - b_r} + b_r$$  \hspace{1cm} (7)

As show as figure 2, when both lane marks are detected, the vanishing point will be in the detecting region.
The lane departure offset estimation method is as shown as figure 3, the slope of lane can be found by equation (4) and equation (5). Then the distance between the vehicle and the lane ∆X can be found by equation (8) and (9).

\[
\Delta X_L = \frac{b_R}{2} - \left( \frac{b_V}{2} + X_L \right) \quad (8)
\]
\[
\Delta X_R = \frac{b_R}{2} - \left( \frac{b_V}{2} - X_L \right) \quad (9)
\]

If the distance ∆X is larger than the threshold, the vehicle moves out of the lane.

III. FPGA IMPLEMENT OF LANE DETECTION ALGORITHM

The block diagram of proposed lane detection algorithm is shown in Fig. 4, which consists of five main parts: a line gradient estimation unit, pixel sum and pixel average estimation unit, a max gradient position estimation unit, right lane and left lane model estimation unit, and vanishing point estimation unit.

First, the gradient of a line is calculated by line gradient estimation unit. The max gradient position estimation unit then finds out the max value of gradient and its positions. Next, the pixel sum estimation unit and pixel average estimation unit estimate the sum and the average of pixel value which is between right max gradient position and left max gradient position. If the average larger than pixel value of right side and left side, the boundary of a lane is found.

After finding the boundary, the middle position of a lane mark is found. The middle position is used to find lane model by the left lane model estimation unit and the right lane model estimation unit. Then the abscissa of vanishing point y and the ordinate of vanishing point x will be calculated by vanishing point estimation unit. The offset ∆X is also estimated by vanishing point estimation unit. When vanishing point is in the detecting region and the ∆X is equal or greater than the alert limit, the system will alert the user.

A. Line Gradient Estimation Unit

The architecture of the line gradient estimation unit is shown as figure 5.

![Figure 5 Architecture of the line gradient estimation unit](image)
In order to reduce the area of memory, all data is estimated in real time. First, the Y Cb Cr division unit outputs Y data to the pixel data register $P_{i+1}$. Next, the pixel data which is in the pixel register $P_i$ will shift to register $P_{i+1}$ and new pixel data from Y data register will be stored by register $P_{i+1}$. Pixel data register $P_{i-1}$ will receive pixel data and line gradient will be estimated until next clock cycle. After calculating the line gradient, these data will be stored in line gradient register.

B. **Max Gradient Position Estimation Unit**

The max gradient position estimation unit finds out the both side positions where the max line gradient is in. The architecture of this unit is as shown as figure 6.

C. **Pixel sum and pixel average unit**

In order to make sure the distance between right max gradient position and left max gradient position are the boundary of a lane mark, pixel average is needed. If the average larger than the pixel value which is in the right position and left position, the boundary of a lane mark can be found. The architecture of pixel sum and average unit is shown as figure 7.

D. **Left and right lane model estimation unit**

According to equation (2) and (3), the lane model estimation unit can be implemented by adders, subtractors and multipliers. The architecture of lane model estimation unit is shown as figure (8) and (9).
In this unit, multiplier is implemented by adders and shifters. Two non-restoring dividers are used to calculate slope “a” and constant “b”. A state machine is also used to control the steps of estimation.

E. Vanishing point estimation unit

After estimating the equation of both lanes, the vanishing point of both lane marks can be defined. The architecture of vanishing point estimation unit is as shown as figure 10.

IV. IMPLEMENT RESULTS AND EXPERIMENTAL RESULTS

A. Implement results

Our goal is to implement a low cost lane departure warning system in FPGA. The system has been successfully implemented and tested on the SPARTAN6 XC6SLX150 FPGA. The utilization of the device is shown in Table 1.

<table>
<thead>
<tr>
<th>Logic Utilization</th>
<th>Used</th>
<th>Available</th>
<th>Utilization</th>
</tr>
</thead>
<tbody>
<tr>
<td>Number of Slice Registers</td>
<td>10,791</td>
<td>184,304</td>
<td>5%</td>
</tr>
<tr>
<td>Number of Slice LUTs</td>
<td>27,699</td>
<td>92,152</td>
<td>30%</td>
</tr>
<tr>
<td>Number used As logic</td>
<td>26,884</td>
<td>92,152</td>
<td>29%</td>
</tr>
<tr>
<td>Number of Occupied Slices</td>
<td>8992</td>
<td>23,038</td>
<td>39%</td>
</tr>
</tbody>
</table>

The lane departure warning system only use 39% logic resources and no block memory of the device.

B. Experimental results

In this section, the LDWS was verified by using video database. Our experimental environment is based on the FPGA kit as Fig11. The verifiable video is stored in portable video recorder, and they were played in the form of NTSC and input to the FPGA..

The video includes various situations (e.g. daytime, nighttime, highway and urban road). The picture of test results is shown as figure 12. If both lane marks are detected, two green lines and a
square will be shown in the screen. Both green lines are the lane marks and the midpoint of the square is the vanishing point of both lane marks. If the departure of vehicle is detected, the green lines and square will turn to red. The system availability is listed in Table 2. The average availability is 92.5%.

![Picture of test results](image)

**Table 2 System availability**

<table>
<thead>
<tr>
<th>Testing Condition</th>
<th>System Availability</th>
</tr>
</thead>
<tbody>
<tr>
<td>Highway in the daytime</td>
<td>97%</td>
</tr>
<tr>
<td>Urban road in the daytime</td>
<td>89%</td>
</tr>
<tr>
<td>Highway at night</td>
<td>94%</td>
</tr>
<tr>
<td>Urban road at night</td>
<td>90%</td>
</tr>
<tr>
<td>Average availability</td>
<td>92.5%</td>
</tr>
</tbody>
</table>

According to the experimental results, we can summarize the following point:

1. The system can be used under various vehicles and environments in highway and urban road.
2. The system can provide high availability, reliability and accuracy in lane deviation.
3. The frame of system is more than 30 fps (frame per second), and it meets the requirement of real-time computing.
4. Only 39% resource of a small FPGA and no memory is used to implemented the system. It meets the requirement of low cost LDWS.

V. CONCLUSION

Compared to traditional DSPs and microcontrollers (MCUs), FPGA offers faster processing speed and lower cost. The research proposed FPGA architecture of lane departure warning system and implement the system in FPGA. The system only uses 39% logic resources and needs no memory of the FPGA. And the frame rate is more than 30 frames per second. The average availability of the LDWS is 92.5%. In the future, the architecture would be implemented by ASIC for lower cost.

REFERENCES


